Digital Logic Design : : Using Verilog, State Machines and Synthesis for FPGAs / / By Sunggu Lee . .

By:

Material type: Text

TextPublication details: New Delhi Cengage Learning 2003Edition: 1st edDescription: 320p.: 24 cmISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Copy number	Status	Date due	Barcode
Books	RGU Central Library Ground Floor Stack	621.381 \| LEE (Browse shelf(Opens below))	1	Available		9422

Previous					No cover image available	No cover image available		Next
Previous	621.381 \| KUO Automatic Control System	621.381 \| KUO Automatic Control System	621.381 \| LEA Digital Principles and Applications /	621.381 \| LEE Digital Logic Design : : Using Verilog, State Machines and Synthesis for FPGAs / /	621.381 \| MAD ESE 2019 main exam: Paper 1 & 2 : : Electronics & telecommunication engineering / .	621.381 \| MAD ESE 2019 main exam: Paper 1 & 2 : : Electronics & telecommunication engineering / .	621.381 \| MAH Electronics : : Components and Processes / /	Next

There are no comments on this title.

to post a comment.

Previous					No cover image available	No cover image available		Next
Previous	621.381 \| KUO Automatic Control System	621.381 \| KUO Automatic Control System	621.381 \| LEA Digital Principles and Applications /	621.381 \| LEE Digital Logic Design : : Using Verilog, State Machines and Synthesis for FPGAs / /	621.381 \| MAD ESE 2019 main exam: Paper 1 & 2 : : Electronics & telecommunication engineering / .	621.381 \| MAD ESE 2019 main exam: Paper 1 & 2 : : Electronics & telecommunication engineering / .	621.381 \| MAH Electronics : : Components and Processes / /	Next